

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

5 1 (currently amended): A synchronous memory device with a single port memory unit, the synchronous memory device comprising:
the single port memory unit [[for]] storing data according to a predetermined clock;
a configurable write buffer electrically connected to the single port memory unit
10 [[for]] storing data according to the predetermined clock and [[for]] transferring its stored data to the single port memory unit according to the predetermined clock;
a write blocking logic electrically connected to the configurable write buffer
[[for]] estimating a remaining data storage capacity of the configurable
15 write buffer and controlling the configurable write buffer to store data according to the predetermined clock, and [[for]] controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:
20 a first counter [[for]] counting the remaining data storage capability of the configurable write buffer;
a write select counter electrically connected to the first counter [[for]] counting how many data the configurable write buffer has ever stored and generating a write select value; and
25 a read select counter electrically connected to the first counter [[for]] counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and
the configurable write buffer comprises:
30 a plurality of buffer modules [[for]] storing data;

a demultiplexer electrically connected to the buffer modules [[for]] storing data to the configurable write buffer according to the write select value; and

5 a multiplexer electrically connected to the buffer modules [[for]] transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and

an arbiter electrically connected to the write blocking logic and the single port memory unit [[for]] generating the write acknowledge signal.

10 2 (currently amended): The synchronous memory device of claim 1, wherein the write blocking logic further comprises:

a write comparator electrically connected to the first counter [[for]] comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a first predetermined count value and 15 controlling the configurable write buffer to store data; and

a read comparator electrically connected to the first counter [[for]] comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the 20 single port memory unit.

3 (original): The synchronous memory device of claim 2, wherein the first counter has an initial count value equal to how many data the configurable write buffer can store and downward counts the remaining data storage capacity of the 25 configurable write buffer, and the first predetermined count value is equal to zero.

4 (original): The synchronous memory device of claim 3, wherein the write comparator controls the configurable write buffer to stop storing data when 30 comparing that the remaining data storage capacity of the configurable write

buffer is equal to zero.

5 (original): The synchronous memory device of claim 3, wherein the read comparator
5 controls the configurable write buffer to stop transferring its stored data to the
single port memory unit when comparing that the remaining data storage
capacity of the configurable write buffer is equal to how many data the
configurable write buffer can store.

6 (previously presented): The synchronous memory device of claim 1, wherein the
10 write select counter downward counts how many data the configurable write
buffer has ever stored and generates the write select value.

7 (previously presented): The synchronous memory device of claim 1, wherein the
read select counter downward counts how many data the configurable write
15 buffer has ever transferred to the single port memory unit and generates the read
select value.

8 (currently amended): A synchronous\asynchronous memory device with a single
port memory unit, the synchronous\asynchronous memory device comprising:
20 the single port memory unit [[for]] storing data according to a read clock;
a configurable write buffer electrically connected to the single port memory unit
[[for]] storing data according to a write clock and [[for]] transferring its
stored data to the single port memory unit according to the read clock;
a write blocking logic electrically connected to the configurable write buffer
25 [[for]] estimating a remaining data storage capacity of the configurable
write buffer and controlling the configurable write buffer to store data
according to the write clock, and [[for]] controlling the configurable write
buffer to transfer its stored data to the single port memory unit according to
a write acknowledge signal, wherein the write blocking logic comprises:
30 a write counter [[for]] counting the remaining data storage capability of the

configurable write buffer;

a read counter [[for]] counting how many data in the configurable write buffer are ready to be transferred to the single port memory unit;

a write select counter electrically connected to the write counter [[for]]

5 counting how many data the configurable write buffer has ever stored and generating a write select value; and

a read select counter electrically connected to the read counter [[for]] counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select

10 value; and

the configurable write buffer comprises:

a plurality of buffer modules [[for]] storing data;

a demultiplexer electrically connected to the buffer modules [[for]] storing

15 data to one of the buffer modules according to the write select value; and

a multiplexer electrically is connected to the buffer modules [[for]] transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and

an arbiter electrically connected to the write blocking logic and the single port

20 memory unit [[for]] generating the write acknowledge signal.

9 (currently amended): The synchronous\asynchronous memory device of claim 8, wherein the write blocking logic further comprises:

a read\write synchronizer electrically connected between the write counter and

25 the read counter [[for]] changing signals synchronizing with the read clock to signals synchronizing with the write clock;

a write\read synchronizer electrically connected between the write counter and the read counter [[for]] changing signals synchronizing with the write clock to signals synchronizing with the read clock;

30 a write comparator electrically connected to the write counter [[for]] comparing

the remaining data storage capacity of the configurable write buffer counted by the write counter with a first predetermined count value and controlling the configurable write buffer to store data; and

5 a read comparator electrically connected to the read counter [[for]] comparing how many data in the configurable write buffer are ready to be transferred to the single port memory unit with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit according to the read clock.

10 10 (currently amended): A computer system comprising:

a first computer operating on a first clock;
a second computer operating on a second clock different from the first clock;
and

a memory device comprising:

15 a single port memory unit [[for]] storing data according to the first clock;
a configurable write buffer electrically connected to the single port memory unit [[for]] storing data transferred from the first computer according to the first clock and [[for]] transferring its stored data to the single port memory unit according to the second clock;

20 a write blocking logic electrically connected to the configurable write buffer [[for]] estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data transferred from the first computer according to the first clock, and [[for]] controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:

25 a write counter [[for]] counting the remaining data storage capability of the configurable write buffer;
a read counter [[for]] counting how many data in the configurable write buffer are ready to be transferred to the single port

memory unit;

5 a write select counter electrically connected to the write counter [[for]] counting how many data the configurable write buffer has ever stored and generating a write select value; and

10 a read select counter electrically connected to the read counter [[for]] counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and

15 the configurable write buffer comprises:

10 a plurality of buffer modules [[for]] storing data;

15 a demultiplexer electrically connected to the buffer modules [[for]] storing data to one of the buffer modules according to the write select value; and

20 a multiplexer electrically connected to the buffer modules [[for]] transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and

25 an arbiter electrically connected to the write blocking logic and the single port memory unit [[for]] generating the write acknowledge signal.

20 11 (cancelled)

12 (currently amended): A synchronous memory device with a single port memory unit, the synchronous memory device comprising:

25 the single port memory unit [[for]] storing data according to a predetermined clock;

30 a configurable write buffer electrically connected to the single port memory unit [[for]] storing data according to the predetermined clock and [[for]] transferring its stored data to the single port memory unit according to the predetermined clock;

30 a write blocking logic electrically connected to the configurable write buffer

[[for]] estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data according to the predetermined clock, and [[for]] controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:

5 a first counter [[for]] counting the remaining data storage capability of the configurable write buffer;

10 a write comparator electrically connected to the first counter [[for]] comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a first predetermined count value and controlling the configurable write buffer to store data;

15 a read comparator electrically connected to the first counter [[for]] comparing the remaining data storage capacity of the configurable write buffer counted by the first counter with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit;

20 a write select counter electrically connected to the first counter [[for]] counting how many data the configurable write buffer has ever stored and generating a write select value; and

25 a read select counter electrically connected to the first counter [[for]] counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and

the configurable write buffer comprises:

30 a plurality of buffer modules [[for]] storing data;

a demultiplexer electrically connected to the buffer modules [[for]] storing data to the configurable write buffer according to the write select value; and

a multiplexer electrically connected to the buffer modules [[for]]

transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and
an arbiter electrically connected to the write blocking logic and the single port memory unit [[for]] generating the write acknowledge signal.

5

13 (currently amended): A synchronous\asynchronous memory device with a single port memory unit, the synchronous\asynchronous memory device comprising:
the single port memory unit [[for]] storing data according to a read clock;
a configurable write buffer electrically connected to the single port memory unit
10 [[for]] storing data according to a write clock and [[for]] transferring its stored data to the single port memory unit according to the read clock;
a write blocking logic electrically connected to the configurable write buffer
[[for]] estimating a remaining data storage capacity of the configurable write buffer and controlling the configurable write buffer to store data according to the write clock, and [[for]] controlling the configurable write buffer to transfer its stored data to the single port memory unit according to a write acknowledge signal, wherein the write blocking logic comprises:
15 a write counter [[for]] counting the remaining data storage capability of the configurable write buffer;
a read counter [[for]] counting how many data in the configurable write buffer are ready to be transferred to the single port memory unit;
a read\write synchronizer electrically connected between the write counter and the read counter [[for]] changing signals synchronizing with the read clock to signals synchronizing with the write clock;
20 a write\read synchronizer electrically connected between the write counter and the read counter [[for]] changing signals synchronizing with the write clock to signals synchronizing with the read clock;
a write comparator electrically connected to the write counter [[for]] comparing the remaining data storage capacity of the configurable write buffer counted by the write counter with a first predetermined
25
30

count value and controlling the configurable write buffer to store data;

5 a read comparator electrically connected to the read counter [[for]] comparing how many data in the configurable write buffer are ready to be transferred to the single port memory unit with a second predetermined count value and controlling the configurable write buffer to transfer its stored data to the single port memory unit according to the read clock;

10 a write select counter electrically connected to the write counter [[for]] counting how many data the configurable write buffer has ever stored and generating a write select value; and

15 a read select counter electrically connected to the read counter [[for]] counting how many data the configurable write buffer has ever transferred to the single port memory unit and generating a read select value; and

the configurable write buffer comprises:

20 a plurality of buffer modules [[for]] storing data;

a demultiplexer electrically connected to the buffer modules [[for]] storing data to one of the buffer modules according to the write select value; and

a multiplexer electrically connected to the buffer modules [[for]] transferring data stored in one of the buffer modules to the single port memory unit according to the read select value; and

an arbiter electrically connected to the write blocking logic and the single port memory unit [[for]] generating the write acknowledge signal.